

*Lecture*

# 10

EEM216A  
Fall 2012

## Timing Analysis

**Prof. Dejan Marković**

ee216a@gmail.com

### Two Types of Machines with State

---

**And two quite different abstract models:**

- **Data storage used for computation  
(Data Flows)**
- **States for sequencing information  
(Finite State Machines)**

## **Data Flows (Storage for Computation)**

---

- The storage holds data that is being manipulated. The (enormous) number of bits does not matter. It is simply the data-set that is being manipulated.
- State is not that important, it is the **flow of data** that is critical

10.3

## **FSMs (States for Sequencing of Information)**

---

- The storage is used to hold your place in some decision-making process. It indicates where you are, and using this information you decide what to do next.
- The amount of state (number of unique decision points) is finite, and usually limited
  - One could draw out the “decision graph” showing the possible transitions between states

10.4


## Timing Analysis

### Timing constraints:

- **Long path: Setup time**
  - Leads to cycle time violation
  - **Fix:** increase cycle time  
(can be done during chip operation)
- **Short path: Hold time**
  - Leads to functional violation
  - **Fix:** insert buffers  
(can only be done at design time)
- **Clock nonidealities (skew and jitter)**  
directly impact timing constraints

10.5

## Timing: Cycle Time & Race Margin




**Cycle time :**  $T_{Clk} > t_{Clk-Q} + t_{Logic} + t_{Setup}$

**Race margin :**  $t_{Hold} < t_{Clk-q,cd} + t_{Logic,cd}$

10.6

## The Setup / Cycle Time Constraint


### Consecutive Clk edges



10.7

## The Hold / Race Margin Constraint


### Concurrent Clk edges



10.8

## Clock Nonidealities

- **Skew: spatial variation** in temporally equivalent clock edges; deterministic + random,  $t_{\text{Skew}}$




- **Clock jitter: temporal variations** in consecutive edges of the clock signal; modulation + random noise,  $t_{\text{Jitter}}$
- **Variation of the pulse width**
  - For level-sensitive clocking

10.9


## Clock Skew

### Distribution of clock tree insertion delay



10.10


## Sources of Skew and Jitter




10.11

## Positive and Negative Skew

**Positive: early – late case**




**Negative: late – early case**




10.12

## Signal Routing for Positive and Negative Skew

**Positive skew:** *Clk* and *Data* routed in the **same direction**



**Negative skew:** *Clk* and *Data* routed in **opposite directions**



10.13

## Skew + Jitter = Clock Uncertainty


Single parameter used in CAD tools

**Clock uncertainty,  $t_{CU}$**

10.14

## Impact of $t_{cu}$ on Timing: **Cycle Time**

Cycle time (long path): **late – early** analysis




$$T_{Clk} > t_{Clk-Q} + t_{Logic} + t_{Setup} + |t_{cu}|$$

10.15

## Impact of $t_{cu}$ on Timing: **Race Margin**

Race immunity (short path): **early – late** analysis



$$t_{Hold} + |t_{cu}| < t_{Clk-Q,cd} + t_{Logic,cd}$$

10.16



# Time Borrowing

10.17

## Time Borrowing: Classification


---

- **Dynamic:** scheduling data to arrive to transparent CSE
  - No “hard” boundaries between stages
  - In **latch-based** level sensitive or soft-edge clocking
- **Static:** control delay between clock inputs
  - Clocks scheduled to arrive so that the slower paths obtain more time to evaluate, taking away the time from faster paths
  - It **can operate** with conventional **hard-edge** CSEs
  - Also called *opportunistic skew scheduling*

10.18

## Dynamic Time Borrowing


- Latch-based designs: **clock pulse-width** can be borrowed if the next stage can pay it back (with faster logic)



10.19

## Cycle Time Analysis

Logic delay can be extended by  $W$




$$T_{Clk} + W > t_{Clk-Q} + t_{Logic} + t_{Setup}$$

10.20

## Race Margin Analysis: **No Time Borrowed**

$t_{\text{Clk-Q}}$  matters in this case




$$t_{\text{Hold}} + W < t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$

10.21

## Race Margin Analysis: **Borrowed Time**

Account for **borrowed time**,  $t_B$



$$t_{\text{Hold}} + W < t_B + t_{\text{D-Q,cd}} + t_{\text{Logic,cd}}$$

10.22

## Race Margin Analysis: **Summary**

No time borrowed (more likely critical case)

$$t_{\text{Hold}} + W < t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$

Borrowed time,  $t_B$

$$t_{\text{Hold}} + W < t_B + t_{\text{D-Q,cd}} + t_{\text{Logic,cd}}$$

$\text{Min}\{t_B + t_{\text{D-Q,cd}}, t_{\text{Clk-Q,cd}}\}$  critical





10.23

## Two-Phase Clocking

10.24

## Two-Phase Clocking

Freedom to control two phases *and* pulse-width




- Cycle time?
- Bounds on  $W$ ?
- Max  $t_{cu}$ ?

10.25

## Two-Phase Clocking: **Cycle Time**

Assume  $t_{\text{clk-Q}} + t_{\text{Setup}} = t_{\text{D-Q}}$



$$T_{\text{Clk}} + W > t_{\text{Clk-Q}} + t_{\text{Logic1}} + t_{\text{D-Q}} + t_{\text{Logic2}} + t_{\text{Setup}}$$


$$T_{\text{Clk}} + W > t_{\text{Logic1}} + t_{\text{Logic2}} + 2t_{\text{D-Q}}$$

10.26

## Two-Phase Clocking: **Min W**

Max  
delay

$$T_{\text{Clk}}/2 + W > t_{\text{Logic,max}} + t_{\text{D-Q}}$$




10.27

## Two-Phase Clocking: **Max W**

Min  
delay

$$t_{\text{Hold}} + W < T_{\text{Clk}}/2 + t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$



10.28

## Two-Phase Clocking: **Max $t_{CU}$**

$W$  guards against  $t_{CU}$


$$t_{CU} < W_{\max} - W_{\min}$$

- Assuming  $t_{CU} = 2|t_{\text{skew}}|$ 
  - Both polarities of  $t_{\text{skew}}$

$$|t_{\text{skew}}| < (W_{\max} - W_{\min})/2$$

10.29



## Summary: **2-Φ Clocking**



- $\text{Max}(t_{\text{CL1/2}}) < t_1 + t_2/4 + t_3 - t_{\text{Setup}} - t_{\text{Clk-Q}} - t_{\text{CU}}$
- Strictly,  $\text{Max}(t_{\text{CL1}} + t_{\text{CL2}}) < T_{\text{Clk}} - 2t_{\text{D-Q}}$
- $\text{Min}(t_{\text{CL1/2}}) > t_1/3 + t_{\text{Hold}} - t_{\text{Clk-Q}} + t_{\text{CU}}$
- More clocking overhead (2 clocks) and low  $f_{\max}$

10.30



## Clocking Methodology: **Pulse-Mode**



$$t_{CL} < T_{clk} - t_{D-Q}$$

$$t_{CL} > W + t_{Hold} - t_{clk-Q} + t_{CU}$$

### Examples



10.31

# Do We Need Clocks?

10.32



## Minimum Clock Cycle Time Revisited

- Cycle time determined by the delay through logic
  - It must arrive before the latching edge
  - If too late, it waits until the next cycle
    - Synchronization and sequential order is off

### Timing requirement


$$T_{\text{Cycle}} > t_{\text{Logic}} + t_{\text{Overhead}}$$

Do we really need clocks?

10.33

## Constant Propagation Delay?

- If the propagation delay of CL is constant (regardless of data input) and is known, we don't really need clocks
  - It eliminates the  $t_{\text{Overhead}}$
  - The inherent  $T_{\text{Cycle}}$  of a state-machine will be the delay
  - It can actually be even faster for data flow




$$T_{\text{cycle}} \approx \Delta t = t_1 - t_0$$

10.34

## Wave Pipelining


- As the data is propagating down the logic chain ("wave"), a new "wave" can enter
  - Provided the delay is constant
  - As we know, **the delay is not constant**



10.35


## Variable Propagation Delay (1/2)

- Delay through a combinational logic depends on
  - Transition (rise/fall), type of logic, the input position...



10.36

## Variable Propagation Delay (2/2)




- For wave pipelining, the spread limits the “cycle time”
- Asynchronous uses the signals to indicate “completion,” so the cycle time varies

10.37

## Improving Throughput: Pipelining

- In a clocked system, just like wave pipelining but use clocks to remove the delay uncertainty
  - This allows 2 “waves” of data to be present inside CL



- Extend this ad infinitum?
  - Overhead eventually limits pipelining
  - Logic granularity limits the resolution


10.38

# Examples

10.39

## Example 10.1: 1- $\Phi$ Clock, Min $T_{\text{Cycle}} = ?$

- **Assume:**  $t_{D-Q} = t_{\text{Setup}} + t_{\text{Clk-Q}} = 0.5\text{ns}$ ,  $t_{\text{Hold}} = 0.2\text{ns}$
- The delays indicate (min, max) for different paths




$$T_{\text{cycle}} \geq 8n + 6n + 2 \cdot 0.5n = 15n \text{ (over 2 cycles)}$$

➔  $T_{\text{cycle}} \geq 7.5n$

10.40

### Example 10.2a: 1-Φ Clock, Min W = ?



Max  
delay

$$T_{\text{Clk}} + W > t_{\text{Logic,max}} + t_{\text{D-Q}}$$


from  
10.20

$W_{\text{min}}$  must handle time borrowing

- $W > 8.0n$  (max delay) +  $0.5n - 7.5n = 1n$

10.41

### Example 10.2b: 1-Φ Clock, Max W = ?



Min  
delay

$$t_{\text{Hold}} + W < t_{\text{B}} + t_{\text{Clk-Q,cd}} + t_{\text{Logic,cd}}$$

from  
10.22

$W_{\text{max}}$  must satisfy hold time

- $W < 1n$  (min delay) +  $0.5n - 0.2n = 1.3n$


Note:  $\text{Latch}_A$  is always borrowing  $t_{\text{B}} = 1ns!$

- $W < 1n + 1n$  (min delay) +  $0.5n - 0.2 = 2.3n$

10.42

### Example 10.3: 2-Φ Clock, Min $T_{\text{Cycle}} = ?$

- Assume:  $t_{\text{D-Q}} = t_{\text{Setup}} + t_{\text{Clk-Q}} = 0.2\text{ns}$




- Top loop =  $2.2 + 2.4 + 0.2 \times 2 = 5\text{ns}$
- Bottom loop =  $1.8 + 2.2 + 0.2 \times 2 = 4.4\text{ns}$
- Cross loop (2 cycles) =  $1.8 + 2.4 + 0.2 \times 2 + 2.2 + 3.2 + 0.2 \times 2 = 10.4\text{ns}$

➔  $T_{\text{Cycle}} \geq 5.2\text{ns}$  (1<sup>st</sup> cycle done early to give time to 2<sup>nd</sup> cycle)

10.43

### Example 10.4: 2-Φ Clock, Min $W = ?$

Assume:  $t_{\text{D-Q}} = 0.2\text{ns}$ ,  $T_{\text{Cycle}} = 5.2\text{ns}$ , Pos Clk edge by  $T_{\text{Cycle}}/2$



Max  
delay

$$T_{\text{Clk}}/2 + W > t_{\text{Logic,max}} + t_{\text{D-Q}} \quad \text{from 10.27}$$


➔ Latch  $f_{1b}$  must latch in the data from  $f_{2a}$

- $W > 3.2\text{ns} + 0.2\text{ns} - 2.6\text{ns} = 0.8\text{ns}$

10.44

### Example 10.5: 2-Φ Clock, Max $t_{CU} = ?$

Assume:  $t_{D-Q} = 0.2\text{ns}$ ,  $T_{\text{Cycle}} = 5.2\text{ns}$ , Pos Clk edge by  $T_{\text{Cycle}}/2$



- $W > 0.8\text{ns}$

If  $W = T_{\text{Cycle}}/4 = 1.3\text{ns}$ , what's the max  $t_{CU}$ ?



- $t_{CU} < 1.3\text{ns} - 0.8\text{ns} = 0.5\text{ns}$

10.45

### Timing: Summary

- **Most systems today are synchronous**
  - Many systems now have some degree of asynchrony through using multiple phases or self-timing
- **Clocking is critical in guaranteeing functionality of a synchronous system to meet performance**
  - Delay can be too long so that data is not latched
  - Delay can be too short to cause data to race through
  - Clock has skew and can cause errors in timing

10.46

## Clocking Methodologies: Summary

---

- **Three different clocking methodologies**
  - 2-phase, edge-triggered, pulse-mode
- **Each has their criteria on pulse width (duty cycle) and cycle time**
  - By using skew or pulse width appropriately, we can allow delays to exceed the cycle time through time borrowing

10.47